5.7 Write Sequences
Figure 5-8 depicts a secondary cache 8-word write sequence. SC(A,B)DWay are driven with the way bit obtained from the primary data cache tag. The secondary cache tag is not written since it was previously updated when the primary data cache block was modified.
Figure 5-8 8-Word Write Sequence
